

IN THE UNITED STATES PATENT OFFICE

Applicant: Kevin T. Look  
Assignee: Xilinx, Inc.  
Title: "Low Voltage Non-Volatile Memory Cell"  
Serial No.: Not Yet Known      File Date: 10-24-03  
Examiner: Not Yet Known      Art Unit: Not Yet Known  
  
Divisional of  
Serial No.: 10/283,736      File Date: 10-29-02  
Docket No.: X-719-1D-1D US

-----

Mail Stop PATENT APPLICATION  
COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Pursuant to 37 C.F.R. 1.56, Applicant brings to the attention of the Examiner the twenty-two (22) references listed in the attached Substitute for Form PTO-1449 (Information Disclosure Statement by Applicant).

All of these references were cited in prior related U.S. patent application Serial Number 10/283,736 filed October 29, 2002 to which this application claims priority. Copies of these references have not been supplied herein since they were previously submitted in the parent case.

Citation of the above documents shall not be construed as an admission that the documents are necessarily prior art with respect to the instant invention. Citation of the above documents shall not be construed as a representation that a search has been made other than as described above. Also, the citation of the above documents shall not be construed as an admission that the information cited herein is, or is considered to be, material to patentability as defined in §1.56(b).

Respectfully Submitted,



Lois D. Cartier  
Agent for Applicant  
Reg. No. 40,941

Substitute for form 1449A/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet	1	of	2
-------	---	----	---

**Complete if Known**

<b>Application / Conf. No.</b>	Unknown /
<b>Filing Date</b>	October 24, 2003
<b>First Named Inventor</b>	Kevin T. Look
<b>Art Unit</b>	Unknown
<b>Examiner Name</b>	Unknown
<b>Attorney Docket Number</b>	X-719-1D-1D US

## U.S. PATENT DOCUMENTS

[illegible]

## FOREIGN PATENT DOCUMENTS

Examiner Initials *	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Country Code <sup>3</sup> -Number <sup>4</sup> -Kind Code <sup>5</sup> (if known)				
		JP 40623289 A	08-01-94	Kou		
		JP 360009160 A	01-18-85	Fukumoto et al.		
		JP 408264660 A	10-11-96	Yamamoto		
		JP 2000077356 A	03-14-00	Sheen		
		JP 406232389 A	08-19-94	Kou		
		JP 363079377 A	04-09-88	Kita		
		JP 406163906 A	06-10-94	Natsume		

Examiner  
Signature

Date  
Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> See Kinds of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 901.04. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, P.O. Box 1450, Alexandria, Virginia, 22313-1450. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia, 22313-1450.**

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (use as many sheets as necessary)				<b>Complete if Known</b>	
				Application / Conf. No.	Unknown /
				Filing Date	October 24, 2003
				First Named Inventor	Kevin T. Look
				Art Unit	Unknown
				Examiner Name	Unknown
Sheet	2	of	2	Attorney Docket Number	X-719-1D-1D US

OTHER -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		"Boron Diffusion And Penetration In Ultrathin Oxide With Poly-Si Gate"; Cao et al.; IEEE Electron Device Letters; Vol. 19; No. 8; August 1998; pp. 291-293	
		"Flat-band Voltage Shifts In P-MOS Devices Caused By Carrier Activation In P+-Polycrystalline Silicon and Boron Penetration"; Aoyama et al.; 1997 IEEE; pp. 26.1.1 - 26.1.4	
		"A PROM Element Based On Salicide Agglomeration Of Poly Fuses In A CMOS Logic Process"; Alavi et al.; 1997 IEEE; pp. 34.3.1 - 34.3.4	
		"Effects Of Thermal Processes After Silicidation On The Performance Of TiSi <sub>2</sub> /Polysilicon Gate Device"; Jang et al.; IEEE Transactions On Electron Devices; Vol. 46; No. 12; December 1999; pp. 2353-2356	
		"Comparison Of Transformation To Low-Resistivity Phase And Agglomeration Of TiSi <sub>2</sub> and CoSi <sub>2</sub> "; Lasky et al.; IEEE Transaction On Electron Devices; Vol. 38; No. 2; February 1991; pp. 262-269	
		"CoSi <sub>2</sub> Integrated Fuses On Poly Silicon For Low Voltage 0.18 um CMOS Application"; Kalnitsky et al.; 1999 IEEE; 4 pages	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number. <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.